This paper presents a cache coherence solution for multiprocessors organized around a single time-shared bus.
In this case, the cache interference will ooour only in the following situations: 1.
A given prooeasor reoeives invalidate rawest8 fran (N-l) other processors at the rate of (N-l ) (I-m)awsu.
We assume that all invalidates are effeotive and that, on the average, one caohe is Invalidated. The WtitY for an invalidate is assumed to be one oaohe cyole.
2.
Transfer requests occur at the rate (N-l)ma, Of tkhh (N-1)mas are for Shared blood. We again assume that, on the average, one cache responds to the request.
The penalty for a transfer Is T cycles.
Ue define Q to be the srrm of these two effects, namely
Cache Interference is assumed to be distributed over the processor execution time, yielding z= 1 +bA+maT+madT+ (1-m)awsuI+ bW+a (1) 22 where 2 is the real exeoution time for 1 useful unit of work.
The unit request rate for eaoh of the N proaessors as seen by the bus is
The probability that no processor is requesting the bus is given by
(1 _ Z -1 -;A -Q/Z2)N Therefore, the probability that at least one prcceasor is requesting the bus, that is, the average bus utilization B, is,
To solve for 8, W and Z, we need one more expression for the bus utilization. Nou we oan solve for B, W and Z using equations (1). (2) Figa. 4 through 6 illustrate the effects of different miss ratios on bus utilization, system performance, and processor uUli!zaUon as function of the number of processors. System performance is expressed as NU, where N is the number of pr+ cesaors and U is the single processor utilization. The system performance is llmlted primarily by the bus.
From Fig. 4 ue see that for 7.5% miss ratio the bus saturates uith about 8 processors.
As the ml33 ratio decreases to 2.51 the bus saturates with about 18 processors. The effect of bus saturation on system performance can be seen in Note that, in general, bus utilization and system performance increase almost linearly with N until the bus reaches saturation. At this point, processor utllixation begins to approach a curve proportional to l/N as seen in Fig. 6 . If a l$ miss ratio could be achieved, performance would top out with Nun29. 
